Intel S5520SC Dokumentacja Strona 31

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 192
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 30
Intel® Workstation Board S5520SC TPS Functional Architecture
Revision 1.7
Intel order number: E39530-010
17
3.1 Intel
®
5520 I/O Hub (IOH)
The Intel
®
5520 I/O Hub (IOH) on the Intel
®
Workstation Board S5520SC provides a connection
point between various I/O components and Intel
®
QPI based processors, which includes the
following core platform functions:
Intel
®
QPI link interface for the processor subsystem
PCI Express* Ports
Enterprise South Bridge Interface (ESI) for connecting Intel
®
ICH10R
Manageability Engine (ME)
Controller Link (CL)
SMBus Interface
Intel
®
Virtualization Technology for Directed I/O (Intel
®
VT-d)
The following table shows the high-level features of the Intel
®
5520 IOH:
Table 1. IOH High-Level Summary
IOH SKU Intel® QPI Ports Supported Processor PCI Express*
Lanes
Manageability
5520 2 Intel® Xeon® Processor 5500 Series 36 Intel® Intelligent Power
Node Manager
3.1.1 Intel
®
QuickPath Interconnect
The Intel
®
Workstation Board S5520SC provides two full-width, cache-coherent, link-based
Intel
®
QuickPath Interconnect interfaces from Intel
®
5520 IOH for connecting Intel
®
QPI based
processors. The two Intel
®
QPI link interfaces support full-width communication only and have
the following main features:
z Packetized protocol with 18 data/protocol bits and 2 CRC bits per link per direction
Supporting 4.8 GT/s, 5.86 GT/s, and 6.4 GT/s
z Fully-coherent write cache with inbound write combining
z Read Current command support
z Support for 64-byte cache line size
3.1.2 PCI Express* Ports
The Intel
®
5520 IOH is capable of interfacing with up to 36 PCI Express* Gen2 lanes, which
support devices with the following link width: x16, x8, x4, x2, and x1.
All ports support PCI Express* Gen1 and Gen2 transfer rates.
For a detailed PCI Express* Slots definition of the Intel
®
Workstation Board S5520SC, refer
Section 3.5, PCI Subsystem.
Przeglądanie stron 30
1 2 ... 26 27 28 29 30 31 32 33 34 35 36 ... 191 192

Komentarze do niniejszej Instrukcji

Brak uwag