Intel FF8062701084601 Arkusz Danych Pobierz pdf (Strona 84)

Signal Description

84 Datasheet, Volume 1

6.15 Future Compatibility Signals

6.16 Processor Internal Pull-Up / Pull-Down Resistors

§ §

Table 6-17. Future Compatibility Signals

Signal Name Description

Direction/

Buffer Type

PROC_SELECT#

This pin is for compatibility with future platforms. A pull-up resistor

to V

CPLL

is required if connected to the DF_TVS strap on the PCH.

SA_DIMM_VREFDQ

SB_DIMM_VREFDQ

Memory Channel A/B DIMM DQ Voltage Reference: These

signals are not used by the processors and are for future compatibility

only. No connection is required.

VCCIO_SEL

Voltage selection for VCCIO: This pin must be pulled high on the

motherboard, when using dual rail voltage regulator, which will be

used for future compatibility.

VCCSA_VID[0]

Voltage selection for VCCSA: This pin must have a pull down

resistor to ground.

Table 6-18. Processor Internal Pull-Up / Pull-Down Resistors

Signal Name Pull-Up / Pull-Down Rail Value

BPM[7:0] Pull Up VCCIO 65–165 

PRDY# Pull Up VCCIO 65–165 

PREQ# Pull Up VCCIO 65–165 

TCK Pull Down VSS 5–15 k

TDI Pull Up VCCIO 5–15 k

TMS Pull Up VCCIO 5–15 k

TRST# Pull Up VCCIO 5–15 k

CFG[17:0] Pull Up VCCIO 5–15 k

1 2 ... 79 80 81 82 83 84 85 86 87 88 89 ... 169 170

Brak uwag

Intel FF8062701084601 Arkusz Danych Strona 84