Intel i7-2960XM Arkusz Danych Strona 45

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 98
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 44
Datasheet 45
Register Description
2.6.5 SAD_PCIEXBAR
Global register for PCIEXBAR address space.
2.6.6 SAD_DRAM_RULE_0, SAD_DRAM_RULE_1,
SAD_DRAM_RULE_2, SAD_DRAM_RULE_3
SAD_DRAM_RULE_4, SAD_DRAM_RULE_5
SAD_DRAM_RULE_6, SAD_DRAM_RULE_7
This register provides SAD DRAM rules. Address Map for package determination.
Device: 0
Function: 1
Offset: 50h
Access as a Qword
Bit Type
Reset
Value
Description
39:20 RW 0
ADDRESS.
Base address of PCIEXBAR. Must be naturally aligned to size; low order bits are
ignored.
3:1 RW 0
SIZE.
Size of the PCIEXBAR address space. (MAX bus number).
000 = 256 MB.
001 = Reserved.
010 = Reserved.
011 = Reserved.
100 = Reserved.
101 = Reserved.
110 = 64 MB.
111 = 128 MB.
0RW0
ENABLE.
Enable for PCIEXBAR address space. Editing size should not be done without
also enabling range.
Device: 0
Function: 1
Offset: 80h, 84h, 88h, 8Ch, 90h, 94h, 98h, 9Ch
Access as a Dword
Bit Type
Reset
Value
Description
Przeglądanie stron 44
1 2 ... 40 41 42 43 44 45 46 47 48 49 50 ... 97 98

Komentarze do niniejszej Instrukcji

Brak uwag