Intel B940 Arkusz Danych Pobierz pdf (Strona 298)

100

101

Processor Configuration Registers

298 Datasheet, Volume 2

2.19.15 MBASE6—Memory Base Address Register

This register controls the processor to PCI Express-G non-prefetchable memory access

routing based on the following formula:

MEMORY_BASE  address  MEMORY_LIMIT

The upper 12 bits of the register are read/write and correspond to the upper 12

address bits A[31:20] of the 32 bit address. The bottom 4 bits of this register are read-

only and return zeroes when read. This register must be initialized by the configuration

software. For the purpose of address decode, address bits A[19:0] are assumed to be

0. Thus, the bottom of the defined memory address range will be aligned to a 1 MB

boundary.

B/D/F/Type: 0/6/0/PCI

Address Offset: 20–21h

Reset Value: FFF0h

Access: RW, RO

Bit Attr

Reset

Value

Description

15:4 RW FFFh

Memory Address Base (MBASE)

This field corresponds to A[31:20] of the lower limit of the memory range

that will be passed to PCI Express-G.

3:0 RO 0h Reserved

1 2 ... 293 294 295 296 297 298 299 300 301 302 303 ... 359 360

Komentarze do niniejszej Instrukcji

Brak uwag

Intel B940 Arkusz Danych Strona 298

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Procesory Intel B940