Intel A2Y15AV Arkusz Danych Strona 288

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 342
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 287
Processor Configuration Registers
288 Datasheet, Volume 2
2.18.24 IEDATA_REG—Invalidation Event Data Register
This register specifies the Invalidation Event interrupt message data.
This register is treated as RsvdZ by implementations reporting Queued Invalidation
(QI) as not supported in the Extended Capability register.
2.18.25 IEADDR_REG—Invalidation Event Address Register
This register specifies the Invalidation Event Interrupt message address.
This register is treated as RsvdZ by implementations reporting Queued Invalidation
(QI) as not supported in the Extended Capability register.
B/D/F/Type: 0/0/0/GFXVTBAR
Address Offset: A4–A7h
Reset Value: 00000000h
Access: RW-L
Size: 32 bits
Bit Access
Reset
Value
RST/
PWR
Description
31:16 RW-L 0000h Uncore
Extended Interrupt Message Data (EIMD)
This field is valid only for implementations supporting 32-bit
interrupt data fields.
Hardware implementations supporting only 16-bit interrupt data
treat this field as Rsvd.
15:0 RW-L 0000h Uncore
Interrupt Message data (IMD)
Data value in the interrupt request.
B/D/F/Type: 0/0/0/GFXVTBAR
Address Offset: A8–ABh
Reset Value: 00000000h
Access: RW-L
Size: 32 bits
BIOS Optimal Default 0h
Bit Access
Reset
Value
RST/
PWR
Description
31:2 RW-L
00000000
h
Uncore
Message address (MA)
When fault events are enabled, the contents of this register
specify the DWord-aligned address (bits 31:2) for the interrupt
request.
1:0 RO 0h Reserved (RSVD)
Przeglądanie stron 287
1 2 ... 283 284 285 286 287 288 289 290 291 292 293 ... 341 342

Komentarze do niniejszej Instrukcji

Brak uwag