Intel B940 Arkusz Danych Strona 208
- Strona / 360
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
Processor Configuration Registers
208 Datasheet, Volume 2
2.15.22 ICS_REG—Invalidation Completion Status Register
This register reports the completion status of invalidation wait descriptor with Interrupt
Flag (IF) Set. This register is treated as reserved by implementations reporting Queued
Invalidation (QI) as not supported in the Extended Capability register.
2.15.23 IECTL_REG—Invalidation Event Control Register
This register specifies the invalidation event interrupt control bits. This register is
treated as reserved by implementations reporting Queued Invalidation (QI) as not
supported in the Extended Capability register.
B/D/F/Type: 0/0/0/VC0PREMAP
Address Offset: 9C–9Fh
Reset Value: 00000000h
Access: RO, RW1C-S
Bit Attr
Reset
Value
Description
31:1 RO
00000000
h
Reserved
0
RW1C-
S
0b
Invalidation Wait Descriptor Complete (IWC)
This bit indicates completion of Invalidation Wait Descriptor with Interrupt
Flag (IF) field Set. Hardware implementations not supporting queued
invalidations implement this field as reserved.
B/D/F/Type: 0/0/0/VC0PREMAP
Address Offset: A0–A3h
Reset Value: 00000000h
Access: RW, RO
Bit Attr
Reset
Value
Description
31 RW 0b
Interrupt Mask (IM)
0 = No masking of interrupt. When a invalidation event condition is
detected, hardware issues an interrupt message (using the Invalidation
Event Data & Invalidation Event Address register values).
1 = This is the value on reset. Software may mask interrupt message
generation by setting this field. Hardware is prohibited from sending the
interrupt message when this field is Set.
30 RO 0b
Interrupt Pending (IP)
Hardware sets the IP field whenever it detects an interrupt condition.
Interrupt condition is defined as:
• An Invalidation Wait Descriptor with Interrupt Flag (IF) field Set
completed, setting the IWC field in the Invalidation Completion Status
register.
• If the IWC field in the Invalidation Completion Status register was
already set at the time of setting this field, it is not treated as a new
interrupt condition.
The IP field is kept set by hardware while the interrupt message is held
pending. The interrupt message could be held pending due to interrupt mask
(IM field) being set, or due to other transient hardware conditions. The IP
field is cleared by hardware as soon as the interrupt message pending
condition is serviced. This could be due to either:
• Hardware issuing the interrupt message due to either change in the
transient hardware condition that caused interrupt message to be held
pending or due to software clearing the IM field.
• Software servicing the IWC field in the Invalidation Completion Status
register.
29:0 RO
00000000
h
Reserved
- Datasheet – Volume 2 1
- Legal Lines and Disclaimers 2
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- 10 Datasheet, Volume 2 10
- Datasheet, Volume 2 11 11
- Revision History 12
- 1 Introduction 13
- Introduction 14
- 2 Processor Configuration 15
- 2.2 System Address Map 17
- 18 Datasheet, Volume 2 18
- 2.2.1 Legacy Address Range 19
- Datasheet, Volume 2 21 21
- 2.2.2.2 TSEG 22
- 2.2.2.5 Pre-allocated Memory 23
- 2.2.2.7 Intel 24
- Management Engine (Intel 24
- ME) UMA 24
- Datasheet, Volume 2 25 25
- 2.2.2.10 High BIOS Area 26
- Datasheet, Volume 2 27 27
- 2.2.3.1 Programming Model 28
- HOST/SYSTEM VIEW 29
- PHYSICAL MEMORY 29
- (DRAM CONTROLLER VIEW) 29
- Datasheet, Volume 2 33 33
- 34 Datasheet, Volume 2 34
- 2.2.9 I/O Address Space 35
- 36 Datasheet, Volume 2 36
- Datasheet, Volume 2 37 37
- 2.4 Configuration Mechanisms 38
- Datasheet, Volume 2 39 39
- 40 Datasheet, Volume 2 40
- Datasheet, Volume 2 41 41
- 42 Datasheet, Volume 2 42
- Datasheet, Volume 2 43 43
- 2.6 I/O Mapped Registers 44
- 2.7.6 CC—Class Code Register 49
- TXT Lockable 54
- 1:0 to 11b 56
- 4) from 58
- B0h, bits 15:4) 58
- 2.8 MCHBAR Registers 66
- 00h RW 67
- Register Symbol Register Name 67
- 208–209h 73
- 20A–20Bh 74
- 24D–24Fh 74
- 250-251h 75
- 252–255h 76
- 256–257h 77
- 258–25Ah 77
- 269–26Eh 79
- 298–29Bh 82
- 29C–29Fh 84
- 2B4–2B7h 84
- 600–601h 86
- 602–603h 86
- 604–605h 86
- 64D–64Fh 88
- 650–651h 88
- 652–655h 89
- 656–657h 90
- 658–65Ah 90
- 660–663h 91
- 6B4–6B7h 93
- C20–C27h 94
- 1001–1002h 94
- 1004–1005h 95
- 101E–101Fh 100
- Register 107
- 10EC–10EDh 108
- 2C20–2C22h 109
- 2.9 EPBAR Registers 110
- 2.10 PCI Device 1 Registers 115
- PCI device 117
- Port Command Register 140
- 11:10 RW-O 11b 143
- OS's during run time 155
- 104–107h 156
- 108–10Bh 157
- 10C–10Dh 157
- 110–113h 158
- 23 RO 0b Reserved 158
- 114–117h 158
- 11A–11Bh 159
- 2.12 DMIBAR Registers 161
- Declaration Capability 169
- 2.13.6 CC—Class Code Register 177
- Range Address Register 179
- GMADR register 180
- 2.14 Device 2 I/O Registers 183
- 100–107h 211
- 108–10Fh 212
- 200–20Fh 214
- F00–F03h 215
- F04–F07h 216
- Dedication 217
- F08–F0Bh 218
- FFC–FFFh 219
- 2.16 DMI VC1 REMAP Registers 221
- 2.17.2 GFXPLL1—GFX PLL BIOS 254
- 2.18 GFXVTBAR Registers 255
- Address Register 281
- 2.19 PCI Device 6 Registers 288
- 2.19.45 RSTS—Root Status 327
- 2.21 Intel 332
- Specific Registers 332
- 110–117h 333
- 330–337h 333
- Lower Half Register 334
- Upper Half Register 334
- QuickPath Architecture 335
- System Address Decode 335
- Register Description 335
- QPI Link 0 Registers 340
- QPI Physical 0 Registers 341
- 3.4 PCI Standard Registers 342
- 3.4.4 CCR—Class Code Register 344
- Identification Register 345
- 3.4.7 PCICMD—Command Register 346
- 3.5.1 MAX_RTIDS 349
- 3.6.1 SAD_PAM0123 349
- 3.6.2 SAD_PAM456 351
- 3.6.3 SAD_HEN 352
- 3.6.4 SAD_SMRAM 353
- 3.6.5 SAD_PCIEXBAR 354
- 3.7 Intel 356
- QPI Link Registers 356
- 3.8 Intel 357
- QPI Physical Layer Registers 357
- 360 Datasheet, Volume 2 360
Powiązane produkty i podręczniki dla Procesory Intel B940
Procesory Intel core 2 Duo T5850 Dokumentacja
(292 strony)
(292 strony)
Procesory Intel AT80569KJ073N Arkusz Danych
(102 strony)
(102 strony)
LG MW-60SZ12 podręczniki
Instrukcje obsługi i podręczniki użytkownika dla Odtwarzacze DVD LG MW-60SZ12.
Dostarczamy pdf podręczników LG MW-60SZ12 do pobrania za darmo według typów dokumentów:
Więcej produktów i instrukcji dla Odtwarzacze DVD LG
| Modele | Rodzaj dokumentu |
|---|---|
| DN788 |
Instrukcja Użytkownika
LG DN788 User's Manual,
24 strony
|
| HT355SD-A2 |
Instrukcja Użytkownika
LG HT355SD-A2 User's Manual,
32 strony
|
| DV8931H |
Instrukcja Użytkownika
LG DV8931H User's Manual,
54 strony
|
| HTW316 |
Instrukcja Użytkownika
LG HTW316 User's Manual,
40 strony
|
| DVX9900H |
Instrukcja Użytkownika
LG DVX9900H User's Manual,
31 strony
|
| ZDX-313 |
Instrukcja Użytkownika
LG ZDX-313 User's Manual,
40 strony
|
| DVX642H |
Instrukcja Użytkownika
LG DVX642H User's Manual,
24 strony
|
| DNX190UH |
Instrukcja Użytkownika
LG DNX190UH User's Manual,
26 strony
|
| DVT699H |
Instrukcja Użytkownika
LG DVT699H User's Manual,
28 strony
|
| DR787T |
Dokumentacja
LG DR787T Specifications,
2 strony
|
| LRM LRM-519 |
Instrukcja Użytkownika
LG LRM LRM-519 User's Manual,
2 strony
|
| HT306SU |
Instrukcja Użytkownika
LG HT306SU User manual,
38 strony
|
| DVX692H |
Instrukcja Użytkownika
LG DVX692H User manual,
24 strony
|
| LHX-557 |
Instrukcja Użytkownika
LG LHX-557 User's Manual,
56 strony
|
| VT 4015 |
Instrukcja Użytkownika
LG VT 4015 User's Manual,
28 strony
|
| LH-T1000 |
Instrukcja Użytkownika
LG LH-T1000 User's Manual,
36 strony
|
| DGK775 |
Instrukcja Użytkownika
LG DGK775 User manual,
50 strony
|
| LDA-730 |
Instrukcja Użytkownika
LG LDA-730 User's Manual,
44 strony
|
| DH4220S |
Instrukcja Użytkownika
LG DH4220S User's Manual,
40 strony
|
| DVT589H |
Instrukcja Użytkownika
LG DVT589H User's Manual,
22 strony
|
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.035 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji