Intel CW8064701487007 Arkusz Danych Strona 49

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 172
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 48
Datasheet, Volume 1 49
Technologies
3.9 Power Aware Interrupt Routing (PAIR)
The processor added enhanced power-performance technology which routes interrupts
to threads or cores based on their sleep states. For example concerning energy
savings, it routes the interrupt to the active cores without waking the deep idle cores.
For Performance, it routes the interrupt to the idle (C1) cores without interrupting the
already heavily loaded cores. This enhancement is mostly beneficial for high interrupt
scenarios like Gigabit LAN, WLAN peripherals, and so on.
§ §
Przeglądanie stron 48
1 2 ... 44 45 46 47 48 49 50 51 52 53 54 ... 171 172

Komentarze do niniejszej Instrukcji

Brak uwag